## Amendments to the Claims:

This listing of claims will replace all prior versions and listings of claims in the application. In the listing below, inserted text is marked with <u>underline</u>, deleted text is marked with <u>strikethrough</u>, and changes are identified by a vertical bar in the margin.

## **Listing of Claims:**

1			1-64.	(Canceled).		
1			65.	(Previously presented) A memory access method comprising:		
2			detecti	ng a write operation to a memory including a re-programmable non-volatile		
3		memory;				
4			if an a	ddress of said write operation from a processor logic indicates a first		
5		address area of said non-volatile memory, then performing a first write operation of data to said				
6		non-volatile memory; and				
7			if said	address of said write operation from a processor logic indicates a second		
8		address area of said non-volatile memory, then performing a second write operation of data to				
9		said non-volatile memory according to a write operation speed that is different from the first				
10		write operation	n speed			
1			66.	(currently amended) A memory access method, according to claim 65,		
2			wherei	n said first write operation is a fast write operation which is <u>a</u> shorter time		
3	1	than a predetermined time to write said non-volatile memory; and				
4			wherei	n said second write operation is a slow write operation which is executed		
5		full of said in a	accorda	nce with the predetermined time to write said non-volatile memory.		
1			67.	(currently amended) A memory access method comprising:		
2			detecti	ng a write operation to a non-volatile memory;		
3			determ	ining an access mode of said non-volatile memory corresponding to a		
4		mode register	for con	trolling said non-volatile memory, if said access mode is a first mode, then		

5	performing a fast write operation of data to said non-volatile memory, if said access mode is a					
6	second mode, then performing a slow write operation of data to said non-volatile memory,					
7	if said access mode is a third mode write operation, then:					
8	if an address of said non-volatile memory from a processing logic is					
9	indicated to a first address area, then said non-volatile memory write operation is					
10	executed according to said fast write operation of data,					
11	if an address of said non-volatile memory is indicate-indicated to a second					
12	address area, then said non-volatile memory write operation is executed according to said					
13	slow write operation of data; and					
14	if said access mode is a fourth mode, then performing a cache write operation of					
15	data to a cache memory comprised of a random access memory based on an exception handler					
16	routine.					
1	68. (Previously presented) A memory access method, according to claim 67,					
2	wherein if a cache line of said cache memory stores other data in said cache write					
3	operation of said data, said other data is written to said non-volatile memory and said data is					
4	written to said cache line of said cache memory.					
4	written to said eache fine of said eache memory.					
1	69. (Previously presented) A memory access method, according to claim 67,					
2	wherein said mode register is indicated access mode for said non-volatile					
3	memory.					
1	70. (Previously presented) A memory access method, according to claim 68,					
2						
3	wherein said slow write operation has a predetermined write time to said non-					
4	volatile memory; and					
5	wherein said fast write operation has a write time shorter than said predetermined time of said slow write time.					
J	unic of said slow with time.					
1	71. (Previously presented) A memory access method, according to claim 67,					

2	wherein said first address area and said second address area is indicated in a				
3	register.				
1	72. (Previously presented) A memory access method according to claim 65,				
2	wherein detecting a write operation to the re-programmable non-volatile memory is based on				
3	identifying the write operation as directed to a predetermined address space that corresponds to				
4	the re-programmable non-volatile memory.				
1	73. (currently amended) A data processing unit comprising:				
2	memory, including a re-programmable non-volatile memory; and				
3	control logic configured for detecting a write operation to the memory and for				
4	performing said write operation according to an operation mode in which the control logic				
5	determines if an address of said write operation from a processor logic indicates a first address				
6	area of said non-volatile memory and performs a first write operation of data to said non-volatile				
7	memory, and if said address of said write operation from a processor logic indicates a second				
8	address area of said non-volatile memory, then performs a second write operation of data to said				
9	non-volatile memory;				
10	wherein the first write operation is performed at a write operation speed that is				
11	different from the second write operation speed.				
1	74. (Previously presented) A data processing unit according to claim 73,				
2	wherein the control logic detects a write operation to the re-programmable non-volatile memory				
3	by identifying the write operation as directed to a predetermined address space that corresponds				
4	to the re-programmable non-volatile memory.				
1	75. (new) A data processing unit according to claim 73, wherein the first				
2	write operation is a fast write operation and the second write operation is a slow write operation.				
1	76. (new) A data processing unit comprising:				

10

1

2

3

4

2	memory that includes re-programmable non-volatile memory into which data is
3	written; and
4	control logic configured for detecting a write operation to the memory and for
5	performing the write operation to a first address area of the non-volatile memory at a first write
6	operation speed if an address of the write operation indicates a first memory area of the memory
7	and for performing the write operation to a second address area of the non-volatile memory at a
8	second write operation speed if an address of the write operation indicates a second memory area
9	of the memory, wherein the first write operation speed is different from the second write
0	operation speed.

77. (new) A data processing unit according to claim 76, wherein said first write operation is a fast write operation that is a shorter time than a predetermined time to write said non-volatile memory; and wherein said second write operation is a slow write operation which is executed in accordance with the predetermined time to write said non-volatile memory.